

Handwritten text at the top of the page, possibly a date or page number, is mostly illegible.




Fig 1

Transmit 201

Receive 202




Fig 2




Fig 3

Packet

400






Fig 4

payload 511




F. 85

600 T:1



Received Packet
T1 /
Add = 2
Blocks = 2

630



620

F. 86




Fig 7





Fig 8



Sync + packet type

Fig 9A

FIG. 9A





FIG.10

Fig 9B



Li⁺ 90




Fig 10




Fig 11




Fig 12

1300 1301 1302 1303 1304 1305




Fig 13




Fig 14




Fig 15

FIG. 16

Switch Network 1630




Fig 16




Fig 18






Fig 19A

1901-19



1913

02814



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

the following are the bit patterns for the four symbols

Block Disparity
+ 4

Symbol 1
101010101

Alternately
Bit
Inversion

000000000

Symbol 2

00111011010101111110101010

Bit
Inversion

1100010010101010000010101

Symbol 3

Symbol 4

Fig 21A

FIG. 21B is a schematic diagram of a programmable block size.




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26




Fig 27




Fig 28




Fig 29

Multipoint Memory Device 3000





Fig 30



Input Queue 3201		Output Queue 3202	
Port	R/W	Valid	Port
3	R	1	3
4	W	0	
3	W	0	
3	R	1	3
			...

Address Data		Data	
1000		11...0	
4000	10...1		
1000	111...0		
2000		101...1	

Fig 32




Fig 33




Fig 34




Fig 35





Fig 36

Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A




Fig 37B

Fig. 38A




Fig 38A






Fig 38B






Fig 40




Fig 41





Fig. 42A



Fi₈ 42 B

$$[V_{N-1}, V_N] = [1, 1]$$





Fig 42c

4301

4301

Half line




LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

4302


Half line



LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

Fig. 43



LD = 1, iHF = 0, iPTR = "001000000"

LD = 1, iHF = 1, iPTR = "000000100"

Fig 44




Fig 45




Fig 46




FIG 47A




Fig 47B





Fig 48B




Fig. 49A




Fig 49B